Chapter 3: Hardware Description
R
provided with the cores: a simple one-doubleword (DW) register behind the I/O BAR and
a 16 DW memory behind the memory BAR.
To use the provided example implementation for PCI operation:
1.
2.
3.
4.
Load the bitstream onto the ML555 FPGA (see Table 3-37, page 86 ).
Reboot the host computer (without power cycling the ML555 board).
The host BIOS will configure the core for PCI in the design.
Use a configuration utility to verify that the device was configured properly and look
for a device with a Vendor ID of 0x10EE and a Device ID of 0x0050 .
XAPP999 [Ref 7] describes how to build a reference system for the Processor Local Bus
Peripheral Component Interconnect (PLBv46 PCI) core using a MicroBlaze? processor-
based embedded system using the ML555 board.
DDR2 SDRAM SODIMM
The ML555 board contains a 200-pin, small-outline dual in-line memory module
(SODIMM) connector (J2) that supports installation of DDR2 SDRAM SODIMMs of
128 MB, 256 MB, or 512 MB. Dual-rank SODIMMs are not supported. Xilinx provides a
256 MB DDR2-667 SODIMM Micron Semiconductor part number 4HTF3264HY-40E with
the kit. Table 3-5 provides a description of the memory interface signal descriptions,
SODIMM connector pin assignments, and associated FPGA pin assignments. The
SODIMM interface supports customer installation of DDR2-533 and/or DDR2-400
SODIMMs. One of the clock synthesizers must be used to generate the clock frequency for
the SODIMM interface. For most applications, Clock Synthesizer 1 is used for DDR2
memory applications and Clock Synthesizer 2 is used for GTP transceiver applications.
The ML555 board does not support a 72-bit DDR data interface required for parity or error
correction codes (ECC). The speed grade of the FPGA limits the DDR2 memory clock
support to a range of 200-233 MHz or 400-466 million transfers per second. Included on the
CD-ROM is a reference design for the DDR2 memory contained on the ML555. Verilog
source code and a BIT file are included which can be loaded into the FPGA using the
Platform Cable USB download cable and Xilinx iMPACT configuration software. See the
Readme.txt file in the design directory for information about running and implementing
the design.
Characteristics of the DDR2 SDRAM SODIMM (provided with the kit):
?
?
?
?
Organization 32M x 64 bit
Memory clock speed 5 ns/200 MHz using the clock synthesizer
CAS latency 3 or 4 (DDR2-400)
1.8V I/O (Stub-Series Terminated Logic (SSTL_18) compatible)
The data sheet for the DDR2 SDRAM SODIMM kit can be obtained from Micron
Semiconductor at www.micron.com/products/modules . Contact Micron for availability
of other compatible products, including device capacity, clock speeds, and CAS latency
options, in the 200-pin SODIMM form factor.
The ML555 board memory interface design includes on-board 50 Ω termination resistors
to 0.9V, at the FPGA end of the interface, for the 64-bit bidirectional DQ data bus. The
differential DQS signals sourced from the FPGA should use a DIFF_SSTL18_II primitive as
the I/O driver element. The address and control signals have 50 Ω termination resistors to
0.9V at the SODIMM end of the interface. The SODIMM provides a 120 Ω termination
network for the differential clock inputs. On-die termination (ODT) is used to terminate
34
Virtex-5 FPGA ML555 Development Kit
UG201 (v1.4) March 10, 2008
相关PDF资料
HW-V5-ML561-UNI-G EVALUATION PLATFORM VIRTEX-5
I-JET JTAG ARM DEBUGGING PROBE
IAC24A INPUT MODULE AC 5MA 24VDC
IAC5EQ INPUT MODULE AC 10MA 5VDC
IB8RM SURGE SUPP 8OUT 12'CORD W/REMOTE
IBAR12-20T SURGE SUPPRSSR 20A 12OUT RACKMNT
IBAR12/20ULTRA SURGE SUPPRSSR 20A 12OUT RACKMNT
IBAR12ULTRA SURGE SUPPRSSR 15A 12OUT RACKMNT
相关代理商/技术参数
HW-V5-ML555-G-PROMO1 功能描述:BOARD EVAL FOR VIRTEX-5 ML505 RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
HW-V5-ML561-UNI-G 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-V5-ML561-UNI-G-J 功能描述:EVALUATION PLATFORM VIRTEX-5 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex®-5 LXT 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-V5-PCIE2-UNI-G 功能描述:KIT DEV PCIEXPRESS GTX VIRTEX5 RoHS:是 类别:编程器,开发系统 >> 通用嵌入式开发板和套件(MCU、DSP、FPGA、CPLD等) 系列:Virtex® -5 产品培训模块:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色产品:Blackfin? BF50x Series Processors 标准包装:1 系列:Blackfin® 类型:DSP 适用于相关产品:ADSP-BF548 所含物品:板,软件,4x4 键盘,光学拨轮,QVGA 触摸屏 LCD 和 40G 硬盘 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相关产品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
HW-VID-KIT 功能描述:可编程逻辑 IC 开发工具 Lattice Video Interface Kit RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
HW-VL1 制造商:IDEC CORPORATION 功能描述:BARRIER
HW-VL2 制造商:IDEC Corporation 功能描述:COVER;HW FNGR SAFE CONTAC CVR 制造商:IDEC CORPORATION 功能描述:HW FNGR SAFE CONTAC CVR
HW-VL3 制造商:IDEC Corporation 功能描述: 制造商:IDEC Corporation 功能描述:Replacs TW-VL3 FNGR SAF